This letter describes the physics and application of an approach to transfer printing that uses stamps with microstructures of relief embossed into their surfaces. Experimental measurement of velocity-dependent adhesive strength as a function of relief geometry reveals key scaling properties and provides a means for comparison to theoretical expectation. Formation of transistor devices that use nanoribbons of silicon transfer printed directly onto glass substrates without adhesive layers demonstrates the use of this type of approach for a high-performance ͑mobilities Ͼ325 cm 2 / V s and on/off ratios Ͼ10 5 ͒ single crystal silicon on glass technology.
This letter describes the physics and application of an approach to transfer printing that uses stamps with microstructures of relief embossed into their surfaces. Experimental measurement of velocity-dependent adhesive strength as a function of relief geometry reveals key scaling properties and provides a means for comparison to theoretical expectation. Formation of transistor devices that use nanoribbons of silicon transfer printed directly onto glass substrates without adhesive layers demonstrates the use of this type of approach for a high-performance ͑mobilities Ͼ325 cm 2 / V s and on/off ratios Ͼ10 Elastomeric materials such as polydimethylsiloxane ͑PDMS͒ have been widely used as stamps for transfer printing solid objects ͑e.g., semiconducting nanomaterials, singlewalled carbon nanotubes, microdevices, and others͒ from surfaces on which they are fabricated to foreign substrates such as semiconductor wafers, glass plates, plastic sheets, and rubber slabs. [1] [2] [3] [4] In the most robust version of this process, adhesion to the stamp arises from nonspecific, van der Waals interactions, while that to the target substrate is mediated by an adhesive, such as a photocurable polymer. 5, 6 A more interesting and valuable process exploits the viscoelastic nature of the stamps to control adhesion through peeling rate, whereby inking and printing can be accomplished at high and low peel rates, respectively, without any adhesives. 3 This operation requires that the strength of ink adhesion to the target substrate is sufficiently large to overcome the van der Waals adhesion to the stamp, even in the limit of slow peeling. Such printing sometimes presents a practical challenge due to the reduced contact areas between many "inks" and target substrates compared to contact between inks and soft, conformable stamps. This paper demonstrates the use of microscale surface relief on stamps as a means to reduce contact area with a nanoribbon ink, in a manner that can reduce the adhesion and facilitate printing. High yield printing of single crystal silicon nanoribbons onto glass substrates for high performance transistors provides an example application in silicon on glass ͑SOG͒ electronics. 7, 8 Figure 1͑a͒ presents a schematic illustration of adhesiveless transfer printing with a stamp containing a line and space surface relief geometry. Here, the ink consists of thin ribbons of silicon with lengths much larger than the width of the stamp relief structures. After contacting the stamp against the ink, the nanoribbons are separated from the donor substrate by removing the stamp with a high peeling rate. 3 Placing the inked stamp in contact with a flat target substrate, and then removing at low peeling rate affects transfer and completes the process. The reduced contact area associated with the relief structure facilitates release to achieve overall yields that are greater than possible with flat stamps. The fabrication process for such structured stamps exploits the well developed casting and curing techniques of soft lithography, using layers of photoresist ͑SU8-2, MicroChem Corp.͒ on silicon wafers as templates for PDMS stamps. Surface and cross-sectional scanning electron microscope ͑SEM͒ images of a representative structured stamp made by this procedure appear in Figs. 1͑b͒ and geometry of the photoresist patterns, stamps with nearly any ratio of raised to recessed regions can be produced. In well designed systems only the raised regions make contact with the ink and this contact area, as defined by the coverage of raised regions, is a critical parameter that controls the strength of adhesion between the stamp and the ink.
For high yield printing of nanoribbons, the relative adhesive strength of the ink to the stamp must be less than that to the substrate layer. 9 The former quantity can be evaluated explicitly by determining the energy released during separation of the ribbons from the stamp at a steady-state velocity. 3, [9] [10] [11] [12] In a simple tape peel test, this energy release rate G is related to the stamp width w, and the applied force F by G = F / w. Due to stamp viscoelasticity, the energy release rate at the ink/stamp interface is strongly velocitydependent, i.e., G ink/stamp ͑v͒.
9,13-15 Thus, to print, this energy release rate must be less than the corresponding G-value between the nanoribbons and the target substrate G
. For most cases where the ink and target are nonviscoelastic, G ink/target is constant. 3, 9 In a similar analysis to Feng et al., 9 who studied noncontinuous contacting ink/ stamp layers ͑i.e., segmented inks or patterned stamps͒, the average energy release rate, in the absence of contact between substrate and stamp, will be related to the contact area f at the stamp/ink interface, G print = fG ink/stamp ͑v͒. This suggests that the adhesive strength for the stamp/nanoribbon/ substrate system should scale proportionally with the contact area. 90°peel tests 9, 11, 13 were conducted to determine quantitatively the stamp adhesive strength as a function of contact area with a continuous ink layer. Patterned PDMS stamps 1 mm thick were cleaned with ethanol, dried under nitrogen, and laminated against a 1 mm thick glass slide ͑Fisher Scientific͒ coated with gold ͑100 nm͒. Applying constant loads to one end of the stamp initiated delamination from the gold film. The distance traveled by the delamination front, the point of separation between the stamp and ink layer, and time were obtained by video recordings of each peeling event.
From the resulting displacement-time profiles, steady-state separation velocities were determined for each applied load with the corresponding energy release rates calculated from the load and stamp width. Figure 2͑a͒ illustrates the velocitydependent energy release rate for a flat stamp ͑100% contact͒ and for structured stamps having 60% contact area ͑lines, 30 m widths, 20 m spaces, 15 m depth͒ and 40% contact area ͑lines, 20 m widths, 30 m spaces, 15 m depth͒. Qualitatively, decreasing the contact area leads to a corresponding decrease in the adhesive strength. Removing contact area effects by dividing the velocity-dependent energy release rates by f reveals a common master adhesion curve, as shown in Fig. 2͑b͒ . The results, while validating a basic prediction of the theory, may not exhibit the same level of quantitative agreement for all relief geometries and peel directions. However, the general trend toward lower adhesion for lower contact area should remain valid for relief features of a given type.
Adhesion reduction through contact area can be used to advantage for printing, as demonstrated in Fig. 3 with stamps having different relief patterns. The left panels of Figs. 3͑a͒-3͑c͒ show optical micrographs of arrays of 300 nm thick single crystal Si nanoribbons ͑20 m width and 100 m length͒ printed onto glass substrates by the stamps imaged in the corresponding right panels. For the flat stamp of Fig. 3͑a͒ ͑100% contact area͒ the transfer printing yield is 20%. However, for the patterned regions of Fig. 3͑b͒ ͑lines, 1 m widths, 0.7 m spaces, 1.5 m depth, 60% contact area͒ and Fig. 3͑c͒ ͑lines, 1 m widths, 1.3 m spaces, 1.5 m depth, 44% contact area͒ the printing yield is 46% and 85%, respectively. In all cases, peeling was perpendicular to the relief features on the stamp and yields were limited by printing rather than the inking part of the process. Additional measurements of this type, shown in Fig. 3͑d͒ , provide a more complete relationship between the yield ͑percent͒ and contact area ͑percent͒.
Interfacial contact area also influences the efficacy of both the inking and printing steps in the total transfer printing process. For efficient inking, f must be greater than f min = G ink/donor / G͑v max ͒, a system-dependent minimum contact area necessary for ink retrieval. G ink/donor and G͑v max ͒ are the energy release rates at the ink/donor interface and at maximum peeling velocity max , respectively. For the grating structures examined here, complete retrieval of ribbons ͑i.e., inking͒ occurred with stamps having at least 40% contact area; below this threshold, adhesion to the stamp was not ͑a͒ 100% ͑flat surface͒, ͑b͒ 60% ͑line/space relief͒, and ͑c͒ 44% ͑line/space relief͒. Scale bars for all ribbon array images is 200 m and for stamp images is 10 m. ͑d͒ Printing yield as a function of the contact area between structured PDMS stamps and Si ribbons.
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sufficiently strong. In a similar manner, the contact area for printing structures must be smaller than f max = G ink/target / G 0 , where G 0 is an empirical zero-velocity critical energy release rate; 9, 13, 14 values of f greater than this maximum result in incomplete release from the stamp. In the case of the 1 m line width/1.5 m space stamp ͑40% contact area͒, the yield for the full process ͑i.e., inking and printing͒ was maximized at 92.4%. This value does not represent an upper limit, but rather an optimal case for the particular stamp and nanoribbon geometry examined here. For example, larger or interconnected ribbons can have process yields which are much higher ͓Ͼ99%, as shown in Fig. 4͑a͔͒ .
To demonstrate the practical value of this approach, we fabricated transistors using single crystal Si printed onto glass via an optimized structured stamp. Figure 4͑a͒ shows an example of a printed n-doped Si nanomembrane, in which the regular array of shaded patterns corresponds to the phosphorus-doped regions. Figure 4͑b͒ shows devices formed with a gate dielectric of SiO 2 ͑100 nm thickness; deposited by plasma enhanced chemical vapor deposition ͑PECVD͒ with SiH 4 and N 2 O at 250°C͒ and source, drain, and gate electrodes of Cr/Au deposited by electron beam evaporation ͑Temescal BJD1800͒. The resulting thin film transistors ͑TFTs͒ show accumulation mode n-channel transistor behavior, as indicated by the current-voltage characteristics in Fig. 4͑c͒ 
